Please use this identifier to cite or link to this item: https://ir.iimcal.ac.in:8443/jspui/handle/123456789/420
Title: Arithmetic Algorithms for Ternary Number System
Authors: Das, Subrata
Dasgupta, Parthasarathi
Sensarma, Samar
Keywords: Ternary number
trit
arithmetic
3-valued logic
VLSI
Issue Date: 1-Sep-2012
Publisher: INDIAN INSTITUTE OF MANAGEMENT CALCUTTA
Series/Report no.: WORKING PAPER SERIES;WPS No. 714/ September 2012
Abstract: The use of multi-valued logic in VLSI circuits can reduce the chip area significantly. Moreover, there are several additional advantages of using multi-valued logic in VLSI over the conventional Binary logic, such as energy efficiency, cost-effectiveness and so on. It has been shown that Base-3 number system is nearly optimal for computation. This paper is composed of two parts. In the first part of this paper we have studied some existing logical operation on ternary number system. We have also discussed some of the existing arithmetic operations using ternary number system. Some new algorithms for arithmetic operations have also been proposed, and shown to be quite efficient in terms of time complexity. In the second part of this paper we have discussed a special class of Boolean function, known as Rotation Symmetric Boolean Function in base-3. Algorithms for Rotation symmetric Boolean Function in base-3 is also proposed in this paper.
URI: https://ir.iimcal.ac.in:8443/jspui/handle/123456789/420
Appears in Collections:2012

Files in This Item:
File Description SizeFormat 
wps_714.pdf250.87 kBAdobe PDFThumbnail
View/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.