Please use this identifier to cite or link to this item:
https://ir.iimcal.ac.in:8443/jspui/handle/123456789/1568
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Gupta, Partha Sarathi | |
dc.contributor.author | Jayita | |
dc.contributor.author | Brahma | |
dc.contributor.author | Burman, Debasree | |
dc.contributor.author | Das, Madhuchhanda | |
dc.contributor.author | Rahaman, Hafizur | |
dc.contributor.author | Dasgupta, Partha Sarathi | |
dc.date.accessioned | 2021-08-26T06:23:37Z | - |
dc.date.available | 2021-08-26T06:23:37Z | - |
dc.date.issued | 2012 | |
dc.identifier.uri | https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874413924&doi=10.1109%2fCODIS.2012.6422157&partnerID=40&md5=024f21526526176705176ea580f7f63a | |
dc.identifier.uri | https://ir.iimcal.ac.in:8443/jspui/handle/123456789/1568 | - |
dc.description | Gupta, Partha Sarathi, Bengal Engineering and Science University, Shibpur, Howrah, India; Burman, Debasree, Bengal Engineering and Science University, Shibpur, Howrah, India; Das, Jayita, Bengal Engineering and Science University, Shibpur, Howrah, India; Brahma, Madhuchhanda, Bengal Engineering and Science University, Shibpur, Howrah, India; Rahaman, Hafizur, Bengal Engineering and Science University, Shibpur, Howrah, India; Dasgupta, Partha Sarathi, Indian Institute of Management, Calcutta, India | |
dc.description | ISSN/ISBN - 978-146734698-6 | |
dc.description | pp.145-148 | |
dc.description | DOI - 10.1109/CODIS.2012.6422157 | |
dc.description.abstract | In this paper we have investigated the effect of asymmetric gate bias on the performance of a double gated TFET structure. We have carried out an extensive simulation study on a recently reported novel electron hole bilayer TFET structure. The structure exhibits a high on current in the range of 50 ?A/?m and the off current remains as low as 10-15 Ampere/?m. So a Ion/Ioff ratio of 10P10 can be achieved. Subthreshold swing has also been reduced to a value of 18mV/decade. The device principle and performance are investigated by 2D numerical simulation. © 2012 IEEE. | |
dc.publisher | SCOPUS | |
dc.publisher | Proceedings of the 2012 International Conference on Communications, Devices and Intelligent Systems, CODIS 2012 | |
dc.subject | EHBTFET | |
dc.subject | Subthreshold swing | |
dc.subject | TFET | |
dc.subject | Transfer characteristics | |
dc.title | Analytical study of the effect of asymmetric gate bias on the performance of double gate TFET | |
dc.type | Conference Paper | |
Appears in Collections: | Management Information Systems |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.