1. IR@IIMC
  2. Publications
  3. Conference Papers
  4. Management Information Systems
Please use this identifier to cite or link to this item: https://ir.iimcal.ac.in:8443/jspui/handle/123456789/1567
Full metadata record
DC FieldValueLanguage
dc.contributor.authorGupta, Partha Sarathi
dc.contributor.authorBurman, Debasree
dc.contributor.authorDas, Jayita
dc.contributor.authorBrahma, Madhuchhanda
dc.contributor.authorRahaman, Hafizur
dc.contributor.authorDasgupta, Partha Sarathi
dc.date.accessioned2021-08-26T06:23:37Z-
dc.date.available2021-08-26T06:23:37Z-
dc.date.issued2012
dc.identifier.urihttps://www.scopus.com/inward/record.uri?eid=2-s2.0-84874417631&doi=10.1109%2fCODIS.2012.6422158&partnerID=40&md5=219a2d16c985025c22cee780c8e17b80
dc.identifier.urihttps://ir.iimcal.ac.in:8443/jspui/handle/123456789/1567-
dc.descriptionGupta, Partha Sarathi, Bengal Engineering and Science University, Shibpur, Howrah, India; Burman, Debasree, Bengal Engineering and Science University, Shibpur, Howrah, India; Das, Jayita, Bengal Engineering and Science University, Shibpur, Howrah, India; Brahma, Madhuchhanda, Bengal Engineering and Science University, Shibpur, Howrah, India; Rahaman, Hafizur, Bengal Engineering and Science University, Shibpur, Howrah, India; Dasgupta, Partha Sarathi, Indian Institute of Management, Calcutta, India
dc.descriptionISSN/ISBN - 978-146734698-6
dc.descriptionpp.149-152
dc.descriptionDOI - 10.1109/CODIS.2012.6422158
dc.description.abstractAn analytical model for the 2D potential distribution in sub-threshold regime of operation of a Double Gate Junctionless FET (DG-JL FET) structure is developed. Threshold voltage is computed by computing the minimum value of channel potential. The model predicts the threshold voltage of the device with reasonable accuracy. © 2012 IEEE.
dc.publisherSCOPUS
dc.publisherProceedings of the 2012 International Conference on Communications, Devices and Intelligent Systems, CODIS 2012
dc.subjectJunctionless FET
dc.subjectSCE
dc.subjectTCAD
dc.subjectThrehold voltage
dc.titleModeling the channel potential and threshold voltage of a fully depleted Double Gate Junctionless FET
dc.typeConference Paper
Appears in Collections:Management Information Systems

Files in This Item:
There are no files associated with this item.
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.